



Data Sheet Revision for AD353X/R

Data Sheet Specification Comparison

Previous Rev

New Rev

SPECIFICATIONS

TIMING CHARACTERISTICS

All input signals are specified with rise time (t_R) = fall time (t_F) = 1ns/V (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{INL} + V_{INH})/2$. V_{DD} = 2.7V to 5.5V, $1.08V \leq IOVDD \leq 1.98V$, and V_{REF} = 2.5V. All specifications are T_J = -40°C to +125°C, unless otherwise noted.

Table 4. SPI Interface Timing Specifications

Parameter	Description	Min	Typ	Max	Unit
t_1	SCLK cycle time	20			ns
		80 ¹			

SPECIFICATIONS

TIMING CHARACTERISTICS

All input signals are specified with rise time (t_R) = fall time (t_F) = 1ns/V (10% to 90% of V_{DD}) and timed from a voltage level of $(V_{INL} + V_{INH})/2$. V_{DD} = 2.7V to 5.5V, $1.08V \leq IOVDD \leq 1.98V$, and V_{REF} = 2.5V. All specifications are T_J = -40°C to +125°C, unless otherwise noted.

Table 3. SPI Interface Timing Specifications

Parameter	Description	Min	Typ	Max	Unit
t_1	SCLK cycle time	20		80 ¹	ns